Keywords: Schematic of silicon nanowire (5887830244).jpg In this schematic image a silicon nanowire is shown surrounded by a stack of thin layers of material called dielectrics which store electrical charge NIST scientists determined the best arrangement for this dielectric stack for the optimal construction of silicon nanowire-based memory devices See also http //www nist gov/pml/semiconductor/nanowire-052411 cfm www nist gov/pml/semiconductor/nanowire-052411 cfm Credit Zhu GMU Disclaimer Any mention of commercial products within NIST web pages is for information only; it does not imply recommendation or endorsement by NIST Use of NIST Information These World Wide Web pages are provided as a public service by the National Institute of Standards and Technology NIST With the exception of material marked as copyrighted information presented on these pages is considered public information and may be distributed or copied Use of appropriate byline/photo/image credits is requested https //www flickr com/photos/usnistgov/5887830244/ Schematic of silicon nanowire 2011-05-17 17 45 https //www flickr com/people/63059536 N06 National Institute of Standards and Technology PD-USGov National Institute of Standards and Technology https //flickr com/photos/63059536 N06/5887830244 2016-09-07 02 33 06 United States Government Work Uncategorized 2016 December 4 |